CS 444 Operating Systems Chapter 3 Memory Management

J. Holly DeBlois

September 14, 2024

CS 444 Operating Systems

- Paraphrase of Parkinson's Law, "Programs expand to fill the memory available to hold them"
- Average home computer nowadays has 10,000 times more memory than the IBM 7094, the largest computer in the world in the early 1960s

- Cache: managed by hardware
- Main memory: managed by the OS, this chapter
- Disk: Chapter 5

Without Memory Abstraction

- User programs use physical memory addresses
- Mainframes before 1960
- Minicomputers before 1970
- PC before 1980



Multiprogramming Without Memory Abstraction

- Need to change absolute memory addresses
- Relocation
- Static relocation changes addresses at loading time
- Add 16384 to 28
 JMP 16412



32764

16412 16408 16404

16400

0 : CMP

- Base and limit registers
- OS sets these registers for each process
- Within a process, the base register is added to addresses



Swapping

- Swap whole programs in and out of memory
- Leave multiple holes in memory
- Periodically compact the memory
- Memory compaction is a slow operation
- Virtual memory



- Allocation changes as processes come into memory and leave it
- The shaded regions are unused memory
- OS needs to compact memory when what's available is too fragmented for an incoming process

- Processes may grow the data segment by malloc()
- Processes may grow the stack segment by function calls
- When space runs out, a process must be swapped out or killed



- Bitmaps
- Linked list

< □ > < 同 >

æ

Memory Management with Bitmaps



- The size of the allocation unit is an important design issue
- We can easily determine whether a memory unit is in use
- But searching for a run of a given length is slow

J. Holly DeBlois

September 14, 2024 11 / 55

Memory Management with Linked Lists



- Sorted by address
- Double-linked
- Two memory lists: processes, holes
 - Hole list can be sorted by sizes, or
 - Use multiple hole lists
- Merge consecutive holes

- First fit
- Next fit
- Best fit leaves many tiny holes
- Worst fit
- Quick fit uses multiple lists of specific hole sizes

- There is a need to run programs that are too large to fit in memory
- Solution adopted in the 1960s
 - Split programs into little pieces, called overlays
 - They are kept on the disk, swapped in and out of memory
- Virtual memory
 - Each program has its own address space, broken up into chunks called pages
 - A generalization of the base/limit register idea

- The addresses in user programs are virtual addresses
- The virtual address space is divided into pages
- The physical memory is divided into page frames
- Memory management unit (MMU) maps virtual addresses to physical addresses



- The position and function of the MMU
- Here the MMU is shown as being a part of the CPU chip
- Logically it can be a separate chip and was years ago

Mapping Virtual Address to Physical Address

- Page table contains the relation between virtual addresses and physical memory addresses
- This example has 16 virtual pages and 8 page frames
- Every page begins on a multiple of 4,096 and ends 4,095 addresses higher
- So 4K-8K really means 4096-8191, and 8K-12K means 8192-12287



- The virtual address has 16 bits
- The lower 12 bits are offsets within a page 4KB
- The higher 4 bits are virtual page number
- Page table maps the 4-bit virtual page number to the 3-bit page frame number
- The physical address has 15 bits





- Common size: 32 bits for one entry
- 1 bit for present/absent
- 1 bit for modified (dirty)
- 1 bit for referenced
- 1 bit for caching disabled
- 1 or 3 bits for protection; 1 bit: read/write or read-only; 3 bits: rwx

• Major issues faced

- The mapping from virtual address to physical address must be fast
- If the virtual address space is large, the page table will be large

Approaches

- All page table in special hardware, too expensive
- All page table in RAM, too slow
- O Hybrid: translation lookaside buffer

Translation Lookaside Buffers

Valid	Virtual page	Modified	Protection	Page frame
1	140	1	RW	31
1	20	0	RX	38
1	130	1	RW	29
1	129	1	RW	62
1	19	0	RX	50
1	21	0	RX	45
1	860	1	RW	14
1	861	1	RW	75

- TLB resides inside the MMU, with up to 256 entries
- Associative memory
- Given a virtual address, TLB searches all entries in parallel, checks protection, and retrieves the page frame number

MMU consults with TLB

- If a TLB hit, get the page frame number
- If a TLB miss, Step 2
- MMU consults page table (in RAM)
 - Evicts one entry from TLB
 - Replaces it with the page table entry that was just looked up

MMU consults with TLB

- If a TLB hit, get the page frame number
- If a TLB miss (fault), Step 2
- Software searches page table (in RAM)
 - The page (in RAM) holding the page table entry may not be in TLB
 Additional TLB faults
 - Keep a special page (in RAM) of TLB entries, keep this page permanently in TLB

- Soft (TLB) miss: Page table entry not in TLB, but in RAM
- Hard (TLB) miss: Page table entry not in RAM
- Minor page fault: Page in RAM, but not in the page table of this process
 - Such as a dynamically loaded library
 - Add it to the page table of the process that needs it
- Major page fault: Page not in RAM
- Segmentation fault: Invalid address or prohibited operation

- Two ways to work with a large virtual address space
- Multilevel page tables
- Inverted page tables

- 1 page table entry is 4B
- 1M pages for 32-bit address
- 1M entries if one page table is used
- Use 2-level page tables
- Only 4 pages for page table are needed, each having 1K entries



- Each page has 4KB (12 bits)
- 4 levels of page tables
- Each level has 512 entries (9 bits)
- Total virtual address space: 48 bits $(4 \times 9 + 12)$
- Allowable physical address: 52 bits (40 + 12)



September 14, 2024

28 / 55

- Optimal algorithm (for benchmark)
- Not recently used algorithm
- First-in, first-out algorithm (rarely used)
- Second-chance algorithm
- Clock algorithm
- Least recently used (LRU) algorithm
- Working set algorithm
- WSClock algorithm

- R: referenced (periodically reset to 0)
- M: modified
- At page fault, system inspects pages
- Categories of pages based on the current values of their R and M bits:
- Class 0: not referenced, not modified
- Class 1: not referenced, modified
- Class 2: referenced, not modified
- Class 3: referenced, modified
- Choose a victim from the lowest nonempty class

Second-Chance Algorithm



- Pages sorted in FIFO order
- When a page fault occurs at time 20 and page A has its R bit set, clear the R bit and give it a second chance
- The numbers above the pages are their load times

Clock Page Replacement Algorithm



- Just like second-chance
- But organize the linked list as a circular list
- More efficient

Simulating LRU in Software



- The aging algorithm simulates LRU in software
- 6 pages for 5 clock ticks

э

< □ > < 同 > < 回 > < 回 > < 回 >

Working Set Concept



- Processes exhibit locality of reference
- The set of pages that a process is currently using is its working set
- A program causing page faults every few instructions is said to be thrashing
- The function w(k, t) is the size of the working set at time t
- The set of pages used by the k most recent memory references

Working Set Algorithm

- Parameters k, τ
- WSClock: implementing working set with a circular list



Algorithm	Comment	
Optimal	Not implementable, but useful as a benchmark	
NRU (Not Recently Used)	Very crude approximation of LRU	
FIFO (First-In, First-Out)	Might throw out important pages	
Second chance	Big improvement over FIFO	
Clock	Realistic	
LRU (Least Recently Used)	Excellent, but difficult to implement exactly	
NFU (Not Frequently Used)	Fairly crude approximation to LRU	
Aging	Efficient algorithm that approximates LRU well	
Working set	Somewhat expensive to implement	
WSClock	Good efficient algorithm	

Image: A matrix

æ

- Local versus global allocation policies
- Load control
- Page size
 - Internal fragmentation
 - s: process size, e: page table entry size, p: page size overhead = se/p + p/2
 - s = 1MB, e = 8B, p = 4KB
- Separate instruction and data spaces, rwx
- Shared pages, shared libraries (DLL)
- Paging daemon periodically removes pages

Local versus Global Allocation Policies



A0
A1
A2
A3
A4
(A6
B0
B1
B2
B3
B4
B5
B6
C1
C2
C3
(b)

A0			
A1			
A2			
A3			
A4			
A5			
B0			
B1			
B2			
(A6)			
B4			
B5			
B6			
C1			
C2			
C3			
(c)			

(a)

э

Separate Instruction and Data Spaces



September 14, 2024 39 / 55

• Shared pages



Shared libraries



э

- Loading a new process
- Page fault handling
- Instruction backup
- Locking pages in memory
 - In particular, I/O buffers
- Backing store

- Create a page table in RAM, initialize it
- Create a swap area on disk, initialize it
 - Program text and data, ready to swap in
- Enter info of page table and swap area in the process table
- When the process is scheduled to run
 - Reset MMU
 - Flush TLB
 - Load pointer to page table to a register

- The hardware traps to kernel, saving program counter on stack
- Assembly code routine started to save general registers and other volatile info
- System discovers page fault has occurred, tries to discover which virtual page needed
- Once virtual address caused fault is known, system checks to see if address valid and the protection consistent with access
- If the selected frame is dirty, the page is scheduled for transfer to disk, context switch takes place, suspending faulting process

- As soon as the frame is clean, OS looks up disk address where needed page is, schedules disk operation to bring it in
- When disk interrupt indicates the page has arrived, page table is updated to reflect position, and the frame is marked as being in normal state
- Faulting instruction backed up to state it had when it began and program counter is reset
- Faulting process is scheduled, operating system returns to routine that called it
- Routine reloads registers and other state information, returns to user space to continue execution

• An instruction may cause a page fault

MOVE.L #6(A1), 2(A0)



Backing Store

• Paging to a static swap area



(a)

• Backing up pages dynamically



46 / 55

Separation of Policy and Mechanism

Page fault handling with an external pager



- The source text being saved for the printed listing
- The symbol table, names and attributes of variables
- The table containing integer and floating-point constants used
- The parse tree, syntactic analysis of the program
- The stack used for procedure calls within compiler

Issues with Contiguous Virtual Memory



< 4[™] >

Segmentation

• A segmented memory allows each table to grow or shrink independently of the other tables



September 14, 2024

Comparison of Paging and Segmentation

Consideration	Paging	Segmentation
Need the programmer be aware that this technique is being used?	No	Yes
How many linear address spaces are there?	1	Many
Can the total address space exceed the size of physical memory?	Yes	Yes
Can procedures and data be distinguished and separately protected?	No	Yes
Can tables whose size fluctuates be accommodated easily?	No	Yes
Is sharing of procedures between users facilitated?	No	Yes
Why was this technique invented?	To get a large linear address space without having to buy more physical memory	To allow programs and data to be broken up into logically independent address spaces and to aid sharing and protection

э

Pure Segmentation

- Lead to checkerboarding
- Use compaction to remove checkerboarding



∃ ► < ∃ ►</p>

- Segmentation with paging
- 2 sizes of pages a source of complication
- A descriptor segment that points to the page tables of the segments



53 / 55

MULTICS Virtual Address

• 2 steps of translation



September 14, 2024 54 / 55

- Mainly x86-32
- Obsolete now
- x86-64 is primarily paging